
FLASH / EPROM Memory Map on DEBUG Board connected to MAIN CPU Vr4122 Harrier Board



32 Megs of Flash

32 Megs of Flash

Use these settings for testing flash with or without the Debug Board being connected

BFFF FFFF

Harrier FLASH MAP Diagram

0xBFC40000-BFC7FFFF, and vice versa

OFF: A18 is normal to Flash Memory

Optional setting to use 256K B Flash Boot Area with Debug board. Does not operate with just Flash on Main CPU board alone, unless the A region is also programmed with some type off BOOT program. S2 bit 1 on, bit 2 on S2 bit 1 off, bit 2 off 28 Megs A18 address bit is normal Eprom is overlayed on top of flash memory 256K B BFC0 0000 256K A **FLASH** 256K FLASH **EPROM** 256K A BEC3 FFFF FLASH BFC4 0000 256K B **FLASH** 3.5 Megs BFC7 FFFF

MAIN board by itself Straight Linear 32 Megs of FLASH MEMORY

BE00 0000

32 Megs of Flash

BFFF FFFF

July 20, 2000 3:37pm Harrier Flash Map.pdx